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Abstract—The development of a new test chip is presented,
containing structures for the direct measurement of stress in
metallic interconnect layers associated with silicon integrated
circuit technology. The rotation of the structures provides a simple
method of differentiating between tensile and compressive stress.
This test chip design has been used to fabricate working structures
allowing the study of stresses in aluminum layers before and
after sample sintering. The results are presented together with
the design, fabrication, and measurement considerations that
have arisen during the research. The problems experienced in
removing the sacrificial layer material, necessary to release the
structures, are discussed along with potential solutions. The sensor
structure is suitable for fabrication within a CMOS facility and its
inherent scalability makes it potentially suitable for in-line testing
of state-of-the-art processes.
Index Terms—Interconnect, integrated circuit reliability, met-
allisation, reliability, stress.
I. INTRODUCTION
THE CONTROL of stress in deposited films is importantin many of the processes involved in the manufacture of
integrated circuits (ICs). This is particularly true in the case
of metallic films, where the reliability of the interconnect is
strongly dependent on the stresses that evolve within the films
during fabrication [1]. Mechanical stresses in metal tracks that
are routed over matched components can also cause concern
[2]. The problems caused by stress can only increase with
the constant demand for decreasing track widths and thinner
films. This paper presents a test chip that examines both the
design and process issues associated with the development of
a MEMS-based stress sensor. The chip consists of a range of
structures that have been specifically designed to monitor the
stress in metal films, in this case aluminum. Micromachined
sensors have previously been reported for the measurement
of stress in polysilicon and germanium films [3], [4] and the
structures detailed in this paper are based on similar principles
[5]–[8]. However, work published by other groups does not re-
port on stress test structures for evaluating metallic films, which
have different mechanical properties, in particular the greater
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Fig. 1. Schematic of the stress sensor structure.
likelihood of plastic deformation. The sensors presented here
examine the stress in aluminum interconnects, with this paper
detailing some of the design, fabrication, and measurement
issues associated with the structures.
II. STRUCTURE DESIGN
The basic layout of the stress sensor is shown schematically
in Fig. 1. The structure consists of the metal interconnect over
a sacrificial dielectric layer, which is in turn on top of an etch
stop layer. The sensor comprises of three elements; two stress or
expansion arms anchoring a pointer arm. When the metal film
is released from the underlying layer any stress in the expansion
arms is also released and this manifests itself by the pointer arm
rotating in one direction for compressive stress and the opposite
direction in the case of tensile stress, the direction being depen-
dent on the arrangement of the expansion arms.
The key design parameters are the stress arm separation, ,
and the pointer length, as these directly affect the sensitivity of
the structure. The longer the pointer arm, the better the resolu-
tion of the structure. However, there is a practical limit as the
pointer arm bends under its own weight and excessive length
will cause it to snag on the bottom of the etch pit. In theory, the
smaller the value of , the larger the pointer arm rotation for a
given level of stress. However, this parameter also has a practical
limit because, if the stress arms are too close together plastic
deformation takes place in the hinge region and the structure
ceases to operate as described. Fig. 2 shows a single fabricated
device, with of 4 m and pointer length 100 m, following
the removal of the underlying dielectric. The anticlockwise ro-
tation of the structure (following release) can clearly be seen,
showing that tensile stress was present in the aluminum prior to
freeing the structure.
0894-6507/$20.00 © 2005 IEEE
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Fig. 2. A standard sensor structure after release from the dielectric. The
anticlockwise rotation of the pointer arm shows the tensile stress present in the
structure pre-release.
Fig. 3. Stress sensor test chip.
III. TEST CHIP DESIGN
The 10 10 mm test chip shown in Fig. 3 was designed with
a number of different stress test structures, the objective being to
explore different design types and the design parameter space.
The test chip consists of two major vertical blocks of stress test
structures with some more conventional electrical test structures
along the right- and left-hand edges of the chip.
The right-hand vertical block consists of devices with simple
hinges as in Fig. 2. The left-hand block contains structures with
a number of more complex hinge arrangements, examples of
which can be seen more clearly in Fig. 4. The different hinge
layouts are designed specifically to reduce plastic deformation
of the structure. Fig. 4 also shows that devices with different arm
separations, , have been studied.
Each vertical block is subdivided into four sub-blocks. Two of
these sub-blocks have arm and pointer widths of 2 m while the
remaining two are fabricated with arm/pointer widths of 1.5 and
1.0 m. These dimensions were largely determined by the g-line
lithography used to fabricate the devices. Obviously, more ad-
vanced lithographic techniques will facilitate narrower arm
Fig. 4. Stress sensor with complex hinge. The inset shows an alternative hinge
arrangement in more detail.
Fig. 5. Sensor structure designed for FIB release method.
widths. Within each sub-block the expansion arm length varies
from 90 to 150 m with arm separations of 2–12 m.
For each combination of dimensions there are four basic sensor
designs; the standard free standing design as shown in Fig. 2, the
standard design with ties at the end of the pointers for focused
ion beam (FIB) removal and two layouts which have different
numbers of ties (up to 20) designed for wet etch sacrificial layer
removal followed by FIB release, as can be seen in Fig. 5.
All of the sensor design layouts are duplicated with a pointer
length of either 100 or 300 m to examine the role of this param-
eter. While the longer length results in greater movement it has
the problem that the effect of gravity causes the pointer to bend
and touch the base of the etched trench [8]. Hence, the angle of
rotation is used to characterize the devices.
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Fig. 6. Simulated stress (in MPa) present in a sensor (a) prior to release, (b) after release from the underlying layer. The sensors have expansion length of 140
m, pointer length of 100 m, width of 2 m and Y of 4 m.
Fig. 7. Variation of angle of rotation as a function of arm separation for sensors
simulated with elastic—plastic deformation.
IV. SIMULATION RESULTS
To aid the determination of suitable layouts for inclusion on
the test chip, finite element simulations were performed using
ANSYS. Example results showing the stresses in the structure
before and after release are displayed in Fig. 6 where the re-
sulting rotation can clearly be seen. This investigation also iden-
tified that reducing improved the sensitivity of the structure
(see Fig. 7) and that the width of the expansion arms should be
as small as possible commensurate with supporting the pointer.
Note that the design has a pointer arm that is balanced about the
attachment point of the expansion arms.
The divisions within Fig. 6(a) show the stress, in MPa, in the
x-direction (i.e., along the length of the arms) present in the ex-
pansion arms of the structure prior to its release from the un-
derlying layer. Following removal of the sacrificial layer under
the structure, the stress is released as the pointer arm is allowed
to rotate, as can be seen in Fig. 6(b). The remaining stress is
concentrated at the corners where the arms meet the pointer.
The simulations identified that problems with plastic deforma-
tion can be avoided if it is ensured the extension arm separation,
, is at least twice the arm width. Fig. 7 presents the data for
a sample with arm width of 2 m and, hence, the arm separation
values start at 4 m.
V. PROCESS DESIGN CONSIDERATIONS
The key element of the fabrication process is identifying an
IC compatible material that can be etched away without compro-
mising the top metal layer. It is also useful to have a vertical etch
stop layer to limit the etch process and ensure the anchor points
on the structure are robust. Wet etches are potentially imprac-
tical for suspended structures due to stiction, where the surface
tension of the etchant pulls such structures down into contact
with the bottom of the sacrificial layer etch pit [3]. For the sus-
pended structures under study stiction may not be a problem,
because if the pointer arm moves and is then stuck into position
the deflection is fixed and can still be determined. However, as it
is not clear what role surface tension may have on the deflection,
the decision was made to experiment with dry plasma reactive
ion etching (RIE) and vapor etching techniques. It was hoped
that this would remove the possibility of stiction affecting the
measurement.
VI. FABRICATION PROCESS
The sensors were fabricated on n-type silicon using the
process shown schematically in Fig. 8. A 0.1- m layer of TiN
was sputter deposited to provide an etch stop layer on which
was deposited 2 m of PECVD to form the sacrificial
layer. A sputtered 1- m-thick film of aluminum then formed
the top layer and was patterned using standard photolithography
methods and a chlorine chemistry RIE process. The wafers
were then sintered to densify the metallization and reduce any
aluminum oxide formed during the sputtering. This involved
ramping the wafers to 435 C with a 25-min soak in
forming gas. After sintering, the wafers were diced into chips.
The final process step was the etching of the sacrificial layer re-
sulting in the release of the structures. This required a good etch
selectivity over aluminum and two candidate procedures have
been investigated. The first utilized an RIE process combining
the gases and , and the second used HF (hydrofluoric
acid) vapor as the release agent.
One of the issues of concern is the importance of ensuring
that all the oxide under the aluminum is removed as any residual
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Fig. 8. Process flow for stress sensor.
material will affect the rotation angle. Fig. 9 shows FIB sections
through the arms of a stress sensor device. The two images show
cuts made through the expansion arms close to the supporting
structure. Fig. 9(a) shows the arm of a sensor released using the
plasma etch process, while Fig. 9(b) shows the same
following release by HF vapor. The uppermost Fig. 9(a) shows
the presence of a residual film underneath the arm, which is
believed to be the remains of the sacrificial oxide. It is postulated
that a polymer, presumably a by-product of the plasma etch, has
protected the oxide directly under the arms preventing it from
being etched.
There is definite evidence that such a polymer is being de-
posited, as a 60-min plasma etch noticeably cleaned up the
top surface of the aluminum but failed to make a significant dif-
ference to the residue under the arms. Using Energy Dispersive
Analysis of X-rays (EDAX) to analyze the polymer revealed it to
be a compound including silicon and fluorine. It was in order to
circumvent this problem that a further batch of samples was pro-
duced to investigate the use of HF vapor as a release mechanism.
The image of the FIB section in Fig. 9(b) clearly shows that the
entire sacrificial layer has been removed by the HF vapor etch
leaving no residual material. However, one remnant that could
not be avoided with this release mechanism was the occurrence
of stiction. This occurred during the post etch rinse, where the
sample is immersed into de-ionized water to prevent further ero-
sion and to comply with health and safety requirements.
VII. MEASUREMENT RESULTS
The results presented in this work concentrate on the sensor
structures with the simple hinge designs. These offer a high de-
vice yield of about 90% compared to those with the complex
hinge structures, which has a yield closer to 70%. Although the
Fig. 9. FIB sections through stress test structures: (a) shows the cut edge of an
expansion arm following plasma etching clearly showing polymer build up; (b)
shows the residue free FIB section of an HF vapor etched expansion arm.
complex hinged devices operate in an identical way to those
with the simple hinges they do offer a higher sensitivity [7].
However, the lower yield and more difficult control of release
etch makes these devices less suitable for application in an in-
dustrial environment and the following section refers to the re-
sults of the simple hinge structures.
As no wet etch mechanisms were considered in this work only
the structures without ties have been evaluated. The two images
of Fig. 10 show examples of the sensor structure resulting from
different metallization process conditions. The dark areas are
the regions where the sacrificial oxide has been removed. The
usefulness of the structure can clearly be seen from the figures,
in that they are capable of indicating the presence of both com-
pressive and tensile stress conditions, hence, their ability to de-
termine the optimal process conditions for obtaining stress free
metallic films.
To evaluate the stress within the structure the rotational
angle resulting from the movement of the pointer is measured.
Fig. 11 shows the measured rotation angle of two identical
structures that have undergone alternative release mechanisms.
The marked difference between the plasma etch
and the HF vapor release can be explained by the presence
of the oxide residue observed under the plasma etched sample,
where effectively a bi-layer structure has formed.
Within this bi-layer the oxide portion will be highly compres-
sive as in Fig. 10(a), whereas the aluminum is typically tensile
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Fig. 10. Stress sensor test structures. (a) No sinter step prior to release, and
(b) 25-min sinter at 435 C before etching of the sacrificial layer.
Fig. 11. Comparison between identical simple hinge structures that have
undergone alternative sacrificial layer removal procedures. The orientation of
these structures resulted in a positive angle of rotation for a compressive stress.
[see Fig. 10(b)]. For very thin layers of aluminum the stress in
the oxide layer will dominate as shown by the data of Fig. 11.
The data for the HF vapor release mechanism shows no such
dependence at thin aluminum films providing further proof of
the complete removal of the sacrificial oxide layer. The reduc-
tion in rotation angle and, hence, stress, is consistent with the
increasing effective grain size and, therefore, reduction in yield
stress in the thicker films (Hall-Petch effect [9]). At metal thick-
nesses of typically 1 m and above, the stress in the metal
layer of the plasma etched samples should dominate the mea-
Fig. 12. The measured rotation angles for simple hinge devices that have
expansion arm lengths of 140 and 110 m. A positive angle relates to tensile
stress due to the orientation of the measured structures.
sured stress. In Fig. 11, the two lines converge in this region,
thus providing credence to the earlier assumption that the ex-
istence of stiction may not effect the angle through which the
arm turns. However, this cannot be considered a very safe con-
clusion, and hence, further investigations are underway using
a carbon dioxide critical point drying system [10] to release
the sensor structures, avoiding both residual sacrificial oxide
build-up or stiction.
Fig. 12 shows the measured rotation angles for identically
processed devices having expansion arm lengths of 110 and
140 m. The solid lines show the best fits through the exper-
imental data and is set using a functional form obtained from
ANSYS simulations [6]. The positive angle denotes tensile
stress in the expansion arms prior to release. The results show
a consistent trend with the simulated data shown in Fig. 7.
However, the simulation results of Fig. 7 do not take account
of the effects of creep or plastic deformation and, thus, a direct
comparison between them and the experimental results, where
these effects are important, is inappropriate. Fig. 12 also shows
that increased rotation angles are observed for the devices with
140- m arm length, indicated greater sensitivity as expected.
VIII. DISCUSSION
A novel test chip has been reported that incorporates sensor
structures capable of directly measuring the stress present in
IC metal interconnect layers. The developed fabrication process
is described along with the key processing considerations that
arose. The resulting structures are able to indicate both tensile
and compressive stress and, hence, can be used to determine the
ideal conditions to minimize stress in the aluminum films. The
susceptibility of these structures to the effects of residual sac-
rificial layer material has been identified and work is on-going
to develop a process capable of completely removing this while
avoiding problems with stiction.
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